(11) EP 1 039 775 A2

(12)

EUROPEAN PATENT APPLICATION

(43) Date of publication:

27.09.2000 Bulletin 2000/39

(51) Int. Cl.⁷: **H04Q 11/04**

(21) Application number: 00104003.9

(22) Date of filing: 25.02.2000

(84) Designated Contracting States:

AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU

MC NL PT SE

Designated Extension States:

AL LT LV MK RO SI

(30) Priority: 26.02.1999 US 258861

(71) Applicant: ECI Telecom Ltd. Petach Tikva 49517 (IL)

(72) Inventors:

Jordan, Reuven
 Ramat Hasharon 47203 (IL)

Silbiger, Avraham
 Mevasseret Zion 90805 (IL)

 Moshe, Joseph Herzeliya 46417 (IL)

Rosengarten, Yechiel A.
 Raanana 43213 (IL)

 Vitelson, Israel Givataim 53328 (IL)

(74) Representative:

Vossius, Volker, Dr. et al Dr. Volker Vossius,

Patentanwaltskanzlei - Rechtsanwaltskanzlei,


Holbeinstrasse 5 81679 München (DE)

(54) Switching system for telecommunications network

(57) A switching system for a telecommunications network, including a switching matrix, a transport interface for receiving signals from a plurality of I/O ports, the signals being arranged in channels of at least a first and a second format, a plurality of cross-connections for switching the signals between the I/O ports via the switching matrix; and a server operatively associated

with the switching matrix and including format exchanging circuitry operable to receive a signal arranged in the first format and to rearrange the signal into the second format, thus producing a converted signal, and to transmit the converted signal to the switching matrix for eventual output.

FIG. 2



25

30

Description

Field Of The Invention

[0001] The present invention relates to switching systems for telecommunications networks.

Background Of The Invention

[0002] The Public Switched Telephone Network (PSTN) worldwide operates under a number of different standards. These standards indicate, among other things, methodology both for companding digital signals and for multiplexing these digital signals into carriers. Most of the world has digitized traffic that travels between Central Offices. There are two widely used standards for companding digital signals, known as Alaw and μ -law standards. There are also two basic standards for multiplexing of voice signals, generally known as DS-1 and CEPT-1 for the lowest level multiplexed carriers. Generally μ -law and DS-1 are used in North America and A-law and CEPT-1 are used in Europe. The North American and European systems respectively may also be termed the North American hierarchy (Asynchronous Hierarchy) and the ITU Digital Hierarchy (Plesiochronous Digital Hierarchy).

[0003] Individual voice channels are digitized using either A-law or μ -law, into what is called DS-0 digital streams. These streams are then multiplexed into carriers using time division multiplexing (TDM) techniques. For North America, the DS-1 carrier is the lowest level multiplexed carrier, having up to 24 DS-0 channels per carrier, while in Europe the CEPT-1 carrier is the lowest level multiplexed carrier, having up to 30 DS-0 channels per carrier with two additional channels reserved for framing and optionally signaling or as an additional DS-0 channel.

[0004]Each of the above-mentioned multiplexed characters has their own control and synchronization functions, carried either in excess bits which are added into the stream or, as previously described, in a control channel set aside for this purpose. High order multiplexing exists, with a number of DS-1/CEPT-1 streams being multiplexed into ever higher carriers such as DS-3 for North America and CEPT-3 for Europe. In Japan, a different hierarchy is used. Fiber Optic Transmission systems use DS-3 or CEPT-3 as the basis for transmission, with added overhead for control and synchronization, and here too higher order multiplexing exists. In North America the standard for Fiber Optic Transmission is known as North American Synchronous Optical Network (SONET), whereas in Europe the Synchronous Digital Hierarchy (SDH) standard is used.

[0005] There often exists a need to cross connect between the two transmission standards, such as when a phone call is made from Europe to North America - a transatlantic call. In order to accomplish this, the signal is stripped down to the individual DS-0 level, convened

from one companding method to the other, and remultiplexed using the appropriate techniques for the destination.

100061 Digital Cross Connects are also well known in the art. In the United States, they are covered by a number of standards, including Bellcore TR-NWT-000233, which is incorporated herein in its entirety by reference. Digital Cross Connects are generally used to cross connect over a relatively long period of time a large number of multiplexed transmission streams, such as DS-1 or CEPT-1 streams. Some of the individual DS-0 channels which are part of the stream may be cross connected to other destinations, in which case the cross connect which is capable of this function is known as a 1/0 cross connect. In the event that higher order streams may be cross connected this would also be designated in the description of the cross connect so that a cross connect that can individually connect DS-3. DS-2, DS-1, and their individual DS-0 signals would be described as a 3/2/1/0 cross connect. Bellcore Standard TR-NWT-000233, referenced above, describes the Generic Criteria of these cross connects.

in a standard layout of a prior art generic digital cross connect, as shown in Fig. 1, the signal first goes to a Transport Interface 10, and then it proceeds through the Cross Connect Matrix 12 to another Transport Interface 10 on the destination side. The transport interfaces at each side perform both physical layer functions and logical layer functions. Thus, any physical or logical transformations are carried out in the Transport Interface, prior to entering the Cross Connect matrix, or after leaving it. In the case of the typical transatlantic call mentioned above, the conversion method above would thus have to be done in the transport interface. It is to be noted that each input and output signal must be connected to a transport interface, and therefore the conversion function must be duplicated in each and every transport interface that is to perform the function. While other functions such as framing, logical error monitoring and facility data link in the DS-1 extended super frame (ESF) format may be handled in the transport interface, it would be more economical to not have to duplicate the conversion function, or other functions, in each and every transport interface.

[0008] A Digital Cross Connect for SONET is described in US Patent No. 5,365,518, and comprises an interface layer, a cross connect matrix, and an overhead server. The overhead server combines a multiplexer / demultiplexer and time slot interchanging circuitry with server controls and a switch module to handle both high-speed overhead and data through the matrix. Thus the server is capable of accomplishing cross connection of individual DS-0 streams. The system uses a SONET like signal throughout the matrix, and as a result the system can not be used to translate from North American to European standards in the server, since the matrix operates only under one standard. All conversions and other transport functions must

25

30

35

45

50

55

be done in the transport interface prior to entering the matrix.

[0009] An electronic digital cross-connect system is known from US Patent 5,193,087. In this system the digital cross-connect is a space matrix, in which any input can be cross connected to any output with no significant time delay. The matrix uses a coded electronic signal to enable it to recreate at the output all aspects of the incoming signal, including any bipolar variations. However, again any conversion would have to he done in the transport interface. A Pulse Width Modulation (PWM) encoding technique is also described in US Patent 5,193,087.

[0010] A digital interface between different formats of digital signal is described in: Digital Interface Between the SLC96 Digital Loop Carrier System and a Local Digital Switch, TR-TSY-000008, Issue 2, August 1987.

[0011] T1 and E1 access signals cross-connect are governed by the following standards, respectively: Bell-core TR-170 and ITU-T G.796.

[0012] Thus there is a long felt need for a method of accomplishing functions of the transport interface in a more economical fashion.

[0013] The disclosures of all references mentioned above and throughout the present specification are hereby incorporated herein by reference.

Summary of the Invention

[0014] There is thus provided in accordance with a preferred embodiment of the present invention a switching system for a telecommunications network, including a switching matrix, a transport interface for receiving signals from a plurality of I/O ports, the signals being arranged in channels of at least a first and a second format, a plurality of cross-connections for switching the signals between the I/O ports via the switching matrix, and a server operatively associated with the switching matrix and including format exchanging circuitry operable to receive a signal arranged in the first format and to rearrange the signal into the second format, thus producing a converted signal, and to transmit the convened signal to the switching matrix for eventual output.

[0015] Further in accordance with a preferred embodiment of the present invention the first format and the second format each include one of the following: at least part of the North American hierarchy (Asynchronous Hierarchy), at least part of the ITU Digital Hierarchy (Plesiochronous Digital Hierarchy), and at least part of the Japanese hierarchy, wherein the first format and the second format are not identical.

[0016] Still further in accordance with a preferred embodiment of the present invention the first format and the second format each have a tributary, and each tributary includes one of the following: an E-1 tributary, and a T-1 tributary.

[0017] Additionally in accordance with a preferred

embodiment of the present invention the cross-connections are operable to demultiplex channels in the first format and remultiplex channels in the second format.

[0018] Moreover in accordance with a preferred embodiment of the present invention the cross-connections are operable to perform, on the demultiplexed channels, at least one of the following: A-law to μ -law conversions, and μ -law to A-law conversions.

[0019] Further in accordance with a preferred embodiment of the present invention the plurality of cross-connections is included in the switching matrix, the switching matrix being operable to carry signals of the first format and the second format.

[0020] Still further in accordance with a preferred embodiment of the present invention the cross-connections further include a converting matrix operable to demultiplex channels, carry out at least one of A-law to $\mu\text{-law}$ conversions and $\mu\text{-law}$ to A-law conversions on the demultiplexed channels, and to remultiplex the channels.

[0021] Additionally in accordance with a preferred embodiment of the present invention the converting matrix is operable to carry out remultiplexing independently of demultiplexing.

[0022] Moreover in accordance with a preferred embodiment of the present invention channels received at the interface in one of the first format and the second format are passed to the switching matrix in the same one of the first format and the second format.

[0023] There is also provided in accordance with another preferred embodiment of the present invention a switching system for a telecommunications network. including a switching matrix, a transport interface for receiving signals from a plurality of I/O ports, the signals being arranged in multiplexed channels, a plurality of cross-connections for switching the signals between the I/O ports via the switching matrix, and a server operatively associated with the switching matrix and including circuitry operable to receive a signal arranged in the multiplexed format and to perform logical layer functions on the multiplexed channel, and to transmit the converted signal to the switching matrix for eventual output. [0024] Further in accordance with a preferred embodiment of the present invention the logical layer function includes at least facility data link in the DS1 Extended Superframe Format.

[0025] There is also provided in accordance with another preferred embodiment of the present invention a method of converting signals arranged in multiplex channels of a first format to signals arranged in multiplex channels of a second format and routing the signals, including the steps of receiving the signals from a plurality of I/O ports, routing the signals over a matrix to a central converter, demultiplexing the channels of a first format into individual voice channels, converting the individual voice channels into channels of the second format, remultiplexing the channels of the second format, and routing the remultiplexed channels over a

matrix to appropriate output ports.

[0026] Still further in accordance with a preferred embodiment of the present invention the first format and the second format each include one of the following: at least part of the North American hierarchy (Asynchronous Hierarchy), at least part of the ITU Digital Hierarchy (Plesiochronous Digital Hierarchy), and at least part of the Japanese hierarchy, wherein the first format and the second format are not identical.

[0027] Additionally in accordance with a preferred embodiment of the present invention the first format is E1 and the second format is T1.

[0028] Moreover in accordance with a preferred embodiment of the present invention the first format is T1 and the second format is E1.

[0029] Further in accordance with a preferred embodiment of the present invention the step of demultiplexing the channels of a first format into individual voice channels is followed by a step of A-law to μ -law conversion.

[0030] Still further in accordance with a preferred embodiment of the present invention the step of demultiplexing the channels of a first format into individual voice channels is followed by a step of μ -law to A-law conversion.

[0031] There is also provided in accordance with another preferred embodiment of the present invention a method of performing logical layer functions in switching system for a telecommunications network including receiving signals from a plurality of I/O ports, the signals being arranged in multiplexed channels, providing a plurality of cross-connections for switching the signals between the I/O ports via the switching matrix, and providing a server operatively associated with the switching matrix to receive a signal arranged in the multiplexed format and to perform logical layer functions on the multiplexed channel, and to transmit the converted signal to the switching matrix for eventual output.

[0032] Further in accordance with a preferred embodiment of the present invention the logical layer function includes at least facility data link in the DS1 Extended Superframe Format.

Brief Description Of The Drawings

[0033] For a better understanding of the invention and to show how the same may be carried into effect, reference will now be made, purely by way of example, to the accompanying drawings in which:

Fig. 1 shows a prior art switching system including functionality for converting between standards:

Fig. 2 is a simplified block diagram of a switching system according to an embodiment of the present invention;

Fig. 3 is a simplified block diagram of the switching system of the embodiment of Fig. 2 showing in greater detail three of the elements of Fig. 2; and

Fig. 4 is a simplified block diagram of the central converter of Fig. 2 showing switching, control and conversion circuitry.

Description Of The Preferred Embodiments

[0034] Reference is now made to Fig. 1, which shows a prior art switching system that allows for conversion between signals formatted according to different standards, and more specifically, one that allows for conversion between signals formatted according to European and North American standards. Without being limiting in any way, the invention and prior art will be described using the lowest order multiplexing for each standard, it being understood tat the same techniques apply to higher order multiplexed signals.

[0035] In the switching system of Fig. 1 there is shown a transport interface 10, and a switching matrix 12. Operation is controlled by a central processor 14, known also as a common unit. The interface layer 10 is adapted to receive incoming signals arranged as either DS-1 or CEPT-1 signals which are carried on a T1 or E1 transmission line respectively, or as higher order multiplexed signals complying with European, North American or Japanese standards. As explained above, each multiplexed DS-1 or CEPT-1 channel may contain up to 24 individual voice channels in the North American standard or up to 31 individual voice channels in the European standard. Incoming channels may have been companded using either A-law or μ -law standards.

[0036] The interface layer comprises a logical layer 16 and a physical layer 18. The logical layer 16 carries out functions including framing, logical error monitoring, multiplexing, demultiplexing, and various overhead functions. The physical layer 18 carries out functions including line coding, physical error monitoring, and loss of signal monitoring.

[0037] In addition to the above, the logical layer 16 of Fig. 1 comprises a converter 20. The converter 20 provides the interface level 10 with additional functionality to convert between signal formats. Converting between signal formats is done at the DS-0 level. Thus, after demultiplexing the signal, conversion as required would be accomplished. The converted signal would then be converted into the cross-connect matrix transport format and sent into the matrix. Alternatively, the conversion can be done at the exit side transport interface. In either case, the final signal format must match that which is connected to the physical layer prior to being sent for transmission to the transmission line. For example, if the transport interface 10 is connected to an E-1 line, transport interface 10 must ensure that signals at the exit of physical layer 18 match the CEPT standard.

55 [0038] The central processor 14 issues control signals to ensure that the conversion to the appropriate format is carried out at a logical layer (either before or after the matrix) prior to being received at the physical layer

50

15

30

35

of the interface. All logical layer functions that are required, including grooming, framing, and error monitoring are duplicated in all transport interfaces that are connected to similar transmission lines. Thus, if 100 T-1 and 100 E-1 lines are connected to a cross connect of the type shown in Fig. 1, and each line requires conversion, at least 100 converters of type 20 will be required.

[0039] The switching matrix 12 receives signals from the interface layer and routes them towards their intended destinations. The matrix is generally designed to handle a specific matrix transport format signal, and therefore conversion will be done on all signals first to the matrix transport format. In the event that this signal allows coding of the original framing format, such as DS-1 and CEPT-1, the conversion of the framing formats may be done in either of the two Transport Interfaces (incoming or outgoing) and then carried through the cross-connect matrix.

[0040] The transport layer comprises a plurality of ports (not shown). A disadvantage with the prior art is that each port (not shown) of the interface must contain additional hardware in order to be able to carry out conversion. This adds to cost and makes a digital cross connect employing such equipment difficult to upgrade, as each individual transport interface must be upgraded.

[0041] Reference is now made to Fig. 2, which is a simplified block diagram of a switching system 30 according to a first embodiment of the present invention. In Fig. 2 the switching system 30 comprises a transport interface 32, a switching matrix 34 and a central converter 36. Operation of the switching system is controlled by a central processor 38.

[0042] The interface layer 32 preferably comprises a physical logical layer 40 and a physical layer 42 as before, but does not comprise a converter. Instead, signals are converted to the matrix transport format and are sent to the switching matrix 34 preserving the framing and, preferably, line code in the format in which they are received. This may be accomplished using a number of methods, including a Pulse Width Modulation (PWM) encoding technique described in US Patent 5,193,087, the disclosure of which is hereby incorporated herein by reference. The switching matrix 34 is thus adapted to transfer signals of all formats, as will be explained in greater detail below. If conversion is required, the switching matrix 34 preferably routes incoming signals to the central converter 36 which is operable to convert between signals formatted according to different standards, as will be discussed in detail below. The converted signal is then sent back into the switching matrix 34, and is then routed to another transport interface 32 which is connected to the destination.

[0043] Reference is now made to Fig. 3, which is a simplified block diagram of the switching system 30 of the embodiment of Fig. 2 showing, in greater detail, the interface layer 32, and the connections between the transport interface 32, the switching matrix 34 and the

central converter 36. A plurality of interface units 32.1...32.n, each comprising a plurality of ports (not shown), receive incoming signals, preferably in the form of T1 and E1 or higher data streams, and may carry out the physical layer functions and some logical layer functions on these signals.

[0044] The signals are converted to a matrix transport format, while maintaining the original framing and coding formats. Switching matrix 34, preferably a space matrix, comprises cross-connections for two-way connection of these data streams between the transport interface 32 and the central converter 36.

[0045] The central converter 36 is a central converter with DS-0/E0 cross-connect capability, also termed herein a "narrow band cross-connect server", having I/O ports 40 for connection to the two-way encoded T1-E1 channels 38. The terms "T1" and "E1" are used in this context to indicate that the coding and framing of the original signals are preserved in the matrix transport format, and have preferably not been converted but only encoded. The central converter 36 is operable to demultiplex incoming E1 and T1 channels into individual voice channels, hereafter referred to as DS-0 channels. The converter comprises DS-0 crossconnects (not shown) which preferably allow DS-0 channels to be cross-connected individually between the I/O ports. The DS-0 channels can be directed, via the cross-connects, to appropriate I/O ports 40 where they can be remultiplexed for return to the switching matrix 34.

[0046] In the above arrangement, it is noted that remultiplexing at the output is independent of the demultiplexing at the input. Thus partially populated multiplex channels can be eliminated because the output multiplex channels are formed of whatever DS-0 channels happen to be available, irrespective of their source.

[0047] Reference will now be made to Fig. 4, which is a simplified block diagram of one embodiment of the central converter 36 of Fig. 2. The central converter 36 of this embodiment preferably comprises up to eight narrow band units 50.1..50.8. (NBU) each of which is operable to process multiplexed channels. The NBUs are each one of four types, a TNBU, an ENBU, an ANBU and a UNBU. A TNBU supports T1 channels. An ENBU supports E1 channels. An ANBU is an ENBU, that is to say it supports E1 channels, but it has an additional function of supporting A-law to μ -law conversion. A UNBU is a TNBU, that is to say it supports T1 channels, and it has the additional function of supporting μ -law to A-law conversion.

[0048] DS-0 channels from an E1 channel can be remultiplexed directly to a T1 channel and conversely DS-0 channels from a T1 channel can be remultiplexed directly to an E1 channel. Thus the TNBUs and the ENBUs do not carry out A-law to p-law conversions, but do convert between E-1 and T-1 formats. This feature allows for data communication to be transported from one format to another, since in data transport no A-law

50

10

20

40

50

55

to $\mu\text{-law}$ conversion should be done, as such encoding is only for voice transmission.

[0049] The NBUs 50.1-50.8 may include at least two, and in some cases all four, of the above-mentioned NBU types. The exact numbers of each type will be selected by the skilled person in accordance wit the circumstances of each switching system.

[0050] Optionally, in a preferred embodiment only seven of the NBUs 50.1..50.8 are used, and the eighth serves as a backup. The backup NBU should preferably be an ANBU or a UNBU so that it can provide back-up protection for the maximum possible number of functions.

[0051] The central converter 36 comprises two narrow band control units 52.1, and 52.2 to control operation. The second unit 52.2 is preferably a backup unit. Two Power supply units 54.1 and 54.2 preferably power the unit in a 1+1 protection by a load sharing scheme.

[0052] The DS-0 channel cross-connects, referred to above in connection with Fig. 3, are provided by two narrow band cross-connect units NBX 56.1 and 56.2. Again, the second unit 56.2 is provided for backup purposes. The individual cross-connects may include 2way DS-0 cross-connects, and 2-way bundle cross-connects, which are cross-connects between two groups of contiguous DS-0 time slots, and which are particularly useful for providing an n x 64k cross-connect, where n=2-24 for T1 and 2-31 for E1, in accordance with the different number of DS-0 channels in T1 and E1. Other cross-connects that may be used are framing crossconnects, which allow the first bit of a T1 frame or the first time slot of an E1 frame to pass intact through the NBX 56, allowing, for example, a full T1 including, but not limited to, its framing, data-link, CRC4, and T1.403 to pass through internationally over an E1. Gateway cross-connects may also be provided, allowing a 2-way cross connection between T1 and E1 DS-0 time slots. A DS-0 cross-connect may include a signaling cross-connect, depending on the DS-0 definition used in a given system and typically individually settable for each crossconnect.

[0053] It is appreciated that cross-connect of signals is generally covered by standards; T1 and E1 access signals cross-connect, for example, are governed by the following standards, respectively: Bellcore TR-170 and ITU-T G.796. It is further appreciated that components of the present invention preferably comply with applicable standards.

[0054] T1 framing bit transparency allows an embedded data link to be passed through intact. Thus, the SLC96 T1 interface, described in Digital Interface Between the SLC96 Digital Loop Carrier System and a Local Digital Switch, TR-TSY-000008, Issue 2, August 1987, the disclosure of which is hereby incorporated by reference, is preferably supported. T1 framing bit transparency also allows transmission of a T1 signal within an E1 signal. This allows for central handling of the facility data link in the DS-1 Extended Superframe Format

(ESF) to be handled in the central converter 36 and not in individual transport interface logical layers.

[0055] The entire range of international gateway cross-connect features can be handled in the central converter 36, including optional zero code suppression for each DS-0 cross connect separately, providing framing bit transparency in which the framing bits and channels are passed from incoming signal to outgoing signal without being recreated. Standard alarms are also handled, typically including Alarm Indication Signal (AIS), Loss of Frame (LOF), and Remote Alarm Indication (RAI).

[0056] The central converter 36 is clocked from a central clock (not shown) via two clock buffer units (CBU) 58.1 and 58.2. The second unit 58.2 again preferably serves as a backup. The system buses, including the clock bus 60, the PCM bus 62, the control bus 64 and the power supply bus 66, are all preferably dual redundant.

[0057] In the operation of the central converter 36, incoming E1 and T1 channels are received at the NBUs. The channels are then synchronized to a clock signal from the CBU 58, thus allowing for the DS-0 channels to synchronously propagate across the cross-connects of the NBX 56. The T1 and E1 signals are terminated at the NBUs 50.1..50.8 and demultiplexed into individual DS-0 channels. In the ANBU and UNBU units the additional step of conversion between A-law and μ -law is carried out at this stage, that is to say after demultiplexing and before sending via the cross-connects. The NBX 56 acts as a server to the NBUs 50 and handles signaling cross-connections as well as allowing time slot exchange of the DS-0 channels.

[0058] The DS-0 channels are sent via the cross-connects of the NBX 56 to the appropriate NBU for output, where they are remultiplexed into T1 and E1 channels as appropriate and then sent back to the switching matrix 34.

[0059] There is thus provided a switching system in which signals can be centrally converted between T1 and E1 format and between μ -law and A-law. Optionally, the switching system may provide for central handling of the facility data link in the DS-1 Extended SuperFrame Format (ESF) also known as T1.403. Other logical layer functions may also be handled in the central converter.

[0060] It is appreciated that various features of the invention which are, for clarity, described in the contexts of separate embodiments may also be provided in combination in a single embodiment. Conversely, various features of the invention which are, for brevity, described in the context of a single embodiment may also be provided separately or in any suitable subcombination.

[0061] It will be appreciated by persons skilled in the art that the present invention is not limited to what has been particularly shown and described hereinabove. Rather, the scope of the present invention is defined only by the claims that follow:

10

15

25

30

Claims

1. A switching system for a telecommunications network, comprising:

a switching matrix;

a transport interface for receiving signals from a plurality of I/O ports, the signals being arranged in channels of at least a first and a second format:

a plurality of cross-connections for switching the signals between the I/O ports via the switching matrix; and

a server operatively associated with said switching matrix and comprising format exchanging circuitry operable to receive a signal arranged in said first format and to rearrange said signal into said second format, thus producing a converted signal, and to transmit said converted signal to said switching matrix 20 for eventual output.

2. A switching system according to claim 1 and wherein said first format and said second format each comprise one of the following:

> at least part of the North American hierarchy (Asynchronous Hierarchy); at least part of the ITU Digital Hierarchy (Plesiochronous Digital Hierarchy); and at least part of the Japanese hierarchy, wherein said first format and said second format are not identical.

3. A switching system according to claims 1 or 2 and 35 wherein said first format and said second format each have a tributary, and each said tributary comprises one of the following:

> an E-1 tributary; and a T-1 tributary.

- 4. A switching system according to claims 1, 2, or 3 and wherein said cross-connections are operable to demultiplex channels in said first format and 45 remultiplex channels in said second format.
- 5. A switching system according to claim 4 wherein said cross-connections are operable to perform, on said demultiplexed channels, at least one of the fol-

A-law to µ-law conversions; and μ-law to A-law conversions.

6. A switching system according to any of the preceding claims and wherein the plurality of cross-connections is comprised in the switching matrix, the switching matrix being operable to carry signals of said first format and said second format.

- 7. A switching system according to claim any of the preceding claims wherein the cross-connections further comprise a converting matrix operable to demultiplex channels, carry out at least one of Alaw to μ-law conversions and μ-law to A-law conversions on said demultiplexed channels, and to remultiplex said channels.
- A switching system according to claim 7 and wherein said converting matrix is operable to carry out remultiplexing independently of demultiplexing.
- A switching system according to any of claims 1 6 and wherein channels received at the interface in one of said first format and said second format are passed to said switching matrix in the same one of said first format and said second format.
- 10. A switching system for a telecommunications network, comprising:

a switching matrix;

a transport interface for receiving signals from a plurality of I/O ports, the signals being arranged in multiplexed channels;

a plurality of cross-connections for switching the signals between the I/O ports via the switching matrix; and

a server operatively associated with said switching matrix and comprising circuitry operable to receive a signal arranged in said multiplexed format and to perform logical layer functions on said multiplexed channel, and to transmit said converted signal to said switching matrix for eventual output.

- 11. A switching system according to claim 10 wherein said logical layer function includes at least facility data link in the DS1 Extended Superframe Format.
 - 12. A method of converting signals arranged in multiplex channels of a first format to signals arranged in multiplex channels of a second format and routing said signals, comprising the steps of:

receiving said signals from a plurality of I/O ports:

routing said signals over a matrix to a central converter:

demultiplexing said channels of a first format into individual voice channels:

converting said individual voice channels into channels of said second format;

remultiplexing said channels of said second format; and

7

20

25

30

35

routing said remultiplexed channels over a matrix to appropriate output ports.

13. A method according to claim 12 and wherein said first format and said second format each comprise 5 one of the following:

at least part of the North American hierarchy (Asynchronous Hierarchy); at least part of the ITU Digital Hierarchy (Plesiochronous Digital Hierarchy); and at least part of the Japanese hierarchy, wherein said first format and said second format are not identical.

14. A method according to claim 12 or 13 and wherein said first format is E1 and said second format is T1.

15. A method according to claim 12 or 13 wherein said first format is T1 and said second format is E1.

16. A method according to claim 12 and wherein the step of demultiplexing said channels of said first format into individual voice channels is followed by a step of A-law to μ -law conversion.


17. A method according to any of claims 12 - 16 and wherein the step of demultiplexing said channels of a first format into individual voice channels is followed by a step of μ-law to A-law conversion.

18. A method of performing logical layer functions in switching system for a telecommunications network, comprising:

receiving signals from a plurality of I/O ports, the signals being arranged in multiplexed channels; providing a plurality of cross-connections for

switching the signals between the I/O ports via the switching matrix; and providing a server operatively associated with said switching matrix to receive a signal arranged in said multiplexed format and to perform logical layer functions on said multiplexed channel, and to transmit said converted signal to said switching matrix for eventual output.

19. A method according to claim 18 and wherein said logical layer function includes at least facility data 50 link in the DS1 Extended Superframe Format.








FIG. 3





(11) **EP 1 039 775 A3**

(12)

EUROPEAN PATENT APPLICATION

(88) Date of publication A3: 23.10.2002 Bulletin 2002/43

(51) Int CI.7: **H04Q 11/04**

(43) Date of publication A2: 27.09.2000 Bulletin 2000/39

(21) Application number: 00104003.9

(22) Date of filing: 25.02.2000

(84) Designated Contracting States:

AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU

MC NL PT SE

Designated Extension States:

AL LT LV MK RO SI

(30) Priority: 26.02.1999 US 258861

(71) Applicant: ECI Telecom Ltd.
Petach Tikva 49517 (IL)

(72) Inventors:

Jordan, Reuven
 Ramat Hasharon 47203 (IL)

- Silbiger, Avraham Mevasseret Zion 90805 (IL)
- Moshe, Joseph Herzeliya 46417 (IL)
- Rosengarten, Yechiel A.
 Raanana 43213 (IL)
- Vitelson, Israel Givataim 53328 (IL)


(74) Representative: Vossius, Volker, Dr. et al Dr. Volker Vossius, Patentanwaltskanzlei - Rechtsanwaltskanzlei, Geibelstrasse 6 81679 München (DE)

(54) Switching system for telecommunications network

(57) A switching system for a telecommunications network, including a switching matrix, a transport interface for receiving signals from a plurality of I/O ports, the signals being arranged in channels of at least a first and a second format, a plurality of cross-connections for switching the signals between the I/O ports via the

switching matrix; and a server operatively associated with the switching matrix and including format exchanging circuitry operable to receive a signal arranged in the first format and to rearrange the signal into the second format, thus producing a converted signal, and to transmit the converted signal to the switching matrix for eventual output.

FIG. 2





EUROPEAN SEARCH REPORT

Application Number

EP 00 10 4003

Category	Citation of document with indication, where appropriate, of relevant passages	Relevant to claim	CLASSIFICATION OF THE APPLICATION (Int.CL7)	
X A	US 5 809 021 A (LANGDON GREGORY L ET AL) 15 September 1998 (1998-09-15) * column 4, line 1 - line 52; figure 1 * * column 10, line 20 - line 49 *		H04Q11/04	
	* column 23, line 54 - column 27, line 12; figures 9A-9D * * column 25, line 48 - line 64 *			
D,A	US 5 365 518 A (NOSER FRANCIS G) 15 November 1994 (1994-11-15) * column 2, line 45 - column 3, line 10; figure 1 * * column 4, line 20 - line 58; figure 2 * * column 7, line 53 - column 8, line 39; figure 6 * * column 5, line 8 - line 17 *	1-19		
A	US 5 757 793 A (DESCHAINE STEPHEN A ET AL) 26 May 1998 (1998-05-26) * column 4, line 10 - column 6, line 36; figure 2 *	1-19	TECHNICAL FIELDS SEARCHED (Int.C),7)	
D,A		1-19	H04Q	
	The present search report has been drawn up for all claims			
	Place of search Date of completion of the search THE HAGUE 21 August 2002	Meur	isse, W	
X : partic Y : partic docur	T : theory or principle use the patent documents after the filing date ularly relevant if cambined with another D : document cited in the same category L : document cited for the same category	underlying the in- ment, but publish he application other reasons	vention	

ANNEX TO THE EUROPEAN SEARCH REPORT ON EUROPEAN PATENT APPLICATION NO.

EP 00 10 4003

This annex lists the patent family members relating to the patent documents cited in the above-mentioned European search report. The members are as contained in the European Patent Office EDP file on The European Patent Office is in no way liable for these particulars which are merely given for the purpose of information.

21-08-2002

Patent document cited in search report		Publication date		Patent family member(s)		Publication date	
US	5809021	Α	15-09-1998	US	5526344	A	11-06-1996
				CA	2187290	A1	26-10-1995
				EP	0755595	Al	29-01-1997
				FΙ	964118	A	13-12-1996
				JP	9512151	T	02-12-1997
				WO	9528779	A1	26-10-1995
				US	5526349	A	11-06-1996
US	5365518	Α	15-11-1994	AT	195396	 Т	15-08-2000
				ΑU	3373393	A	09-09-1993
				CA	2090663		03-09-1993
				DE	69329162		14-09-2000
				DE	69329162	T2	07-06-2001
				EP	055 909 0		08-09-1993
				ES	2148188		16-10-2000
				NZ 	245918 	Α	26-09-1995
US	5757793	. A	26-05-1998	US	5436890		25-07-1995
				CA	2179163		06-07-1995
				CN	1142882		12-02-1997
				EP	0746957		11-12-1996
			*	FΙ	9626 9 5		29-08-1996
				JP	9507353		22-07-1997
				WO	9518514		06-07-1 9 95
				US	5675580		07-10-1997
				US 	2001053146	A1	20-12-2001
JS	5193087	Α	09-03-1993	NONE			

FORM P0459

For more details about this annex : see Official Journal of the European Patent Office, No. 12/82